Data Sheet
Page 4
Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 8 Electrical Data 29 8.1 Conventions 29 8.2 Interface Signal Groupings 29 8.3 Voltage Identification (VID[4:0 30 8.4 Frequency Identification (FID[3:0 31 8.5 VCCA AC and DC Characteristics 31 8.6 Decoupling 31 8.7 VCC_CORE Characteristics ... Reset Pins 46 10 Mechanical Data 47 10.1 Die Loading 47 10.2 AMD Athlon XP Processor Model 10 Part Number 27488 OPGA Package Dimensions 48 10.3 AMD Athlon XP Processor Model 10 Part Number 27493 OPGA Package Dimensions 50 11 Pin Descriptions 53 ...
Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 8 Electrical Data 29 8.1 Conventions 29 8.2 Interface Signal Groupings 29 8.3 Voltage Identification (VID[4:0 30 8.4 Frequency Identification (FID[3:0 31 8.5 VCCA AC and DC Characteristics 31 8.6 Decoupling 31 8.7 VCC_CORE Characteristics ... Reset Pins 46 10 Mechanical Data 47 10.1 Die Loading 47 10.2 AMD Athlon XP Processor Model 10 Part Number 27488 OPGA Package Dimensions 48 10.3 AMD Athlon XP Processor Model 10 Part Number 27493 OPGA Package Dimensions 50 11 Pin Descriptions 53 ...
Data Sheet
Page 14
...-data (SIMD) operations based on the MMX instruction model, the AMD Athlon XP processor model 10 can be speculatively loaded. 2 Overview Chapter 1 technology. The AMD Athlon XP processor model 10 with QuantiSpeed architecture incorporates three TLB optimizations: the L1 DTLB... Summary The following features summarize the AMD Athlon XP processor model 10 QuantiSpeed architecture: ■ An advanced nine-issue, superpipelined, superscalar x86 processor microarchitecture designed for increased instructions per cycle (IPC) and high clock frequencies ■ Fully pipelined floating-point...
...-data (SIMD) operations based on the MMX instruction model, the AMD Athlon XP processor model 10 can be speculatively loaded. 2 Overview Chapter 1 technology. The AMD Athlon XP processor model 10 with QuantiSpeed architecture incorporates three TLB optimizations: the L1 DTLB... Summary The following features summarize the AMD Athlon XP processor model 10 QuantiSpeed architecture: ■ An advanced nine-issue, superpipelined, superscalar x86 processor microarchitecture designed for increased instructions per cycle (IPC) and high clock frequencies ■ Fully pipelined floating-point...
Data Sheet
Page 19
26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 3 Logic Symbol Diagram Figure 2 is the logic symbol diagram of the input and output signals. Clock { {Data Probe...FID[3:0] SADDIN[14:2]# SADDINCLK# SADDOUT[14:2]# SADDOUTCLK# PROCRDY CLKFWDRST CONNECT STPCLK# RESET# FSB_SENSE[1:0] AMD Athlon™ XP Processor Model 10 FERR IGNNE# INIT# INTR NMI A20M# SMI# FLUSH# THERMDA THERMDC PICCLK PICD[1:0] { { { { Voltage Control Frequency Control Front-Side Bus Autodetect Legacy Thermal Diode APIC Figure 2. This diagram shows the logical ...
26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 3 Logic Symbol Diagram Figure 2 is the logic symbol diagram of the input and output signals. Clock { {Data Probe...FID[3:0] SADDIN[14:2]# SADDINCLK# SADDOUT[14:2]# SADDOUTCLK# PROCRDY CLKFWDRST CONNECT STPCLK# RESET# FSB_SENSE[1:0] AMD Athlon™ XP Processor Model 10 FERR IGNNE# INIT# INTR NMI A20M# SMI# FLUSH# THERMDA THERMDC PICCLK PICD[1:0] { { { { Voltage Control Frequency Control Front-Side Bus Autodetect Legacy Thermal Diode APIC Figure 2. This diagram shows the logical ...
Data Sheet
Page 33
... advanced 333 front-side bus (FSB) AMD Athlon™ XP processor model 10. 6.1 Electrical and Thermal Specifications for this processor. Electrical and Thermal Specifications for the Advanced 333 FSB AMD Athlon™ XP Processor Model 10 Frequency in the C0 working state and the S1 Stop Grant state for the Advanced 333 FSB AMD Athlon™ XP Processor Model 10 Table 1 shows the electrical...
... advanced 333 front-side bus (FSB) AMD Athlon™ XP processor model 10. 6.1 Electrical and Thermal Specifications for this processor. Electrical and Thermal Specifications for the Advanced 333 FSB AMD Athlon™ XP Processor Model 10 Frequency in the C0 working state and the S1 Stop Grant state for the Advanced 333 FSB AMD Athlon™ XP Processor Model 10 Table 1 shows the electrical...
Data Sheet
Page 34
... jitter bandwidth to allow the PLL to 99% of the specified frequency to track the jitter. In no cases can vary from 100% of the specified frequency at twice this processor. Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 6.2 Advanced 333 FSB AMD Athlon™ XP Processor Model 10 SYSCLK and SYSCLK# AC Characteristics Table 2.
... jitter bandwidth to allow the PLL to 99% of the specified frequency to track the jitter. In no cases can vary from 100% of the specified frequency at twice this processor. Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 6.2 Advanced 333 FSB AMD Athlon™ XP Processor Model 10 SYSCLK and SYSCLK# AC Characteristics Table 2.
Data Sheet
Page 37
... currents for parts that is disconnected and has a low power ratio of 1/8 for the Advanced 400 FSB AMD Athlon™ XP Processor Model 10 Frequency in the C0 working state and the S1 Stop Grant state for this processor. Electrical and Thermal Specifications for Stop Grant disconnect and a low power ratio of 1/8 Halt disconnect applied to...
... currents for parts that is disconnected and has a low power ratio of 1/8 for the Advanced 400 FSB AMD Athlon™ XP Processor Model 10 Frequency in the C0 working state and the S1 Stop Grant state for this processor. Electrical and Thermal Specifications for Stop Grant disconnect and a low power ratio of 1/8 Halt disconnect applied to...
Data Sheet
Page 38
... may purposely alter the AMD Athlon system bus clock frequency (spread spectrum clock generators). The AMD Athlon™ system bus operates at a maximum rate of this clock frequency. 2. AMD Athlon system bus clock inputs can the AMD Athlon system bus period violate the minimum specification above. SYSCLK Waveform t4 t1 26 Advanced 400 Front-Side Bus AMD Athlon™ XP Processor Model 10 Specifications...
... may purposely alter the AMD Athlon system bus clock frequency (spread spectrum clock generators). The AMD Athlon™ system bus operates at a maximum rate of this clock frequency. 2. AMD Athlon system bus clock inputs can the AMD Athlon system bus period violate the minimum specification above. SYSCLK Waveform t4 t1 26 Advanced 400 Front-Side Bus AMD Athlon™ XP Processor Model 10 Specifications...
Data Sheet
Page 41
... page 73. Interface Signal Groupings Signal Group Signals Power VID[4:0], VCCA, VCC_CORE, COREFB, COREFB# Frequency FID[3:0] SYSCLK, SYSCLK# (Tied to all desktop AMD Athlon™ XP processors model 10. 8.1 Conventions The conventions used in this chapter are as follows: ■ Current ...The electrical data in each signal group. See "Frequency Identification (FID[3:0])" on page 31 and "FID[3:0] Pins" on page 74. Chapter 8 Electrical Data 29 26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 8 Electrical Data This chapter...
... page 73. Interface Signal Groupings Signal Group Signals Power VID[4:0], VCCA, VCC_CORE, COREFB, COREFB# Frequency FID[3:0] SYSCLK, SYSCLK# (Tied to all desktop AMD Athlon™ XP processors model 10. 8.1 Conventions The conventions used in this chapter are as follows: ■ Current ...The electrical data in each signal group. See "Frequency Identification (FID[3:0])" on page 31 and "FID[3:0] Pins" on page 74. Chapter 8 Electrical Data 29 26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 8 Electrical Data This chapter...
Data Sheet
Page 43
... 2.5 V. 8.6 Decoupling See the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363, or contact your local AMD office for use with the AMD Athlon XP processor model 10. 26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 8.4 Frequency Identification (FID[3:0]) Table 11 shows ...Pin Voltage 2.25 2.5 2.75 | VVCCA - VCC_CORE | ≤ 1.60 V V 1 - 2 IVCCA VCCA Pin Current 0 50 mA/GHz 3 Notes: 1. The FID pins must not be pulled above maximum voltages are absolute. For more information, see "FID[3:0] Pins" on page ...
... 2.5 V. 8.6 Decoupling See the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363, or contact your local AMD office for use with the AMD Athlon XP processor model 10. 26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 8.4 Frequency Identification (FID[3:0]) Table 11 shows ...Pin Voltage 2.25 2.5 2.75 | VVCCA - VCC_CORE | ≤ 1.60 V V 1 - 2 IVCCA VCCA Pin Current 0 50 mA/GHz 3 Notes: 1. The FID pins must not be pulled above maximum voltages are absolute. For more information, see "FID[3:0] Pins" on page ...
Data Sheet
Page 48
... time are aggregate numbers. 6. minimum and VCC_CORE. This value assumes RSTCLK period is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency. 11. The approximate value for standard case in the "Power-Up Timing Requirements" chapter for more information... 2. Synchronous inputs/outputs are measured at the pins. 5. Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 8.10 General AC and DC Characteristics Table 16 shows the AMD Athlon XP processor model 10 AC and DC characteristics of the signal within this time to...
... time are aggregate numbers. 6. minimum and VCC_CORE. This value assumes RSTCLK period is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency. 11. The approximate value for standard case in the "Power-Up Timing Requirements" chapter for more information... 2. Synchronous inputs/outputs are measured at the pins. 5. Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 8.10 General AC and DC Characteristics Table 16 shows the AMD Athlon XP processor model 10 AC and DC characteristics of the signal within this time to...
Data Sheet
Page 49
...1.0 3.0 V/ns 6 CPIN Pin Capacitance 4 12 pF TVALID Time to enable capture. 8. Values specified at the same frequency, though the processor is for more information. Synchronous inputs/outputs are specified with respect to valid is capable of the signal within this time to... RSTCK# at VOL maximum and VOH minimum, respectively. 4. Reassertions of other configurations. 14. 26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet Table 16. minimum and VCC_CORE. Edge rates indicate the range over which inputs were characterized. 7. ...
...1.0 3.0 V/ns 6 CPIN Pin Capacitance 4 12 pF TVALID Time to enable capture. 8. Values specified at the same frequency, though the processor is for more information. Synchronous inputs/outputs are specified with respect to valid is capable of the signal within this time to... RSTCK# at VOL maximum and VOH minimum, respectively. 4. Reassertions of other configurations. 14. 26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet Table 16. minimum and VCC_CORE. Edge rates indicate the range over which inputs were characterized. 7. ...
Data Sheet
Page 56
... powered by VCCA. The reference system 44 Signal and Power-Up Requirements Chapter 9 The AMD Athlon XP processor model 10 does not set the correct clock multiplier if PWROK is an output of PWROK. PWROK is asserted prior to its operational frequency. 3. VCCA must be asserted before PWROK is required to the assertion of the...
... powered by VCCA. The reference system 44 Signal and Power-Up Requirements Chapter 9 The AMD Athlon XP processor model 10 does not set the correct clock multiplier if PWROK is an output of PWROK. PWROK is asserted prior to its operational frequency. 3. VCCA must be asserted before PWROK is required to the assertion of the...
Data Sheet
Page 58
..., that determines the processor frequency indicated by the FID[3:0] code. Southbridges enforce a minimum assertion of RESET# for details of 1.5 to the Northbridge. For more information about FID[3:0], see "FID[3:0] Pins" on page 74. Refer to AMD Athlon™ and AMD Duron™ System...) Protocol. The minimum assertion for the clock multiplier that are synchronous to the processor using the SIP protocol. The SIP is one millisecond. Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 Clock Multiplier Selection (FID[3:0]) The chipset ...
..., that determines the processor frequency indicated by the FID[3:0] code. Southbridges enforce a minimum assertion of RESET# for details of 1.5 to the Northbridge. For more information about FID[3:0], see "FID[3:0] Pins" on page 74. Refer to AMD Athlon™ and AMD Duron™ System...) Protocol. The minimum assertion for the clock multiplier that are synchronous to the processor using the SIP protocol. The SIP is one millisecond. Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 Clock Multiplier Selection (FID[3:0]) The chipset ...
Data Sheet
Page 86
... and selects a Halt disconnect divisor and a Stop Grant disconnect divisor. Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 FID[3:0] Pins 74 FID[3] (Y3), FID[2] (Y1), FID[1] (W3), and FID[0] (W1) are the 4-bit processor clock-to SYSCLK Frequency Ratio 0000 11 0001 11.5 0010 12 0011 ≥ 12.51 0100...
... and selects a Halt disconnect divisor and a Stop Grant disconnect divisor. Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 FID[3:0] Pins 74 FID[3] (Y3), FID[2] (Y1), FID[1] (W3), and FID[0] (W1) are the 4-bit processor clock-to SYSCLK Frequency Ratio 0000 11 0001 11.5 0010 12 0011 ≥ 12.51 0100...
Data Sheet
Page 87
...AMD Athlon™ XP Processor Model 10 Data Sheet FSB_Sense[1:0] Pins FLUSH# Pin IGNNE# Pin INIT# Pin signals High above 2.5 V. FSB_Sense[1:0] pins are either open circuit (logic level of 1) or are 3.3-V tolerant. Refer to VCC_CORE with a 1 kΩ resistor. FLUSH# must be used to the processor... Truth Table FSB_Sense[1] 1 1 0 0 FSB_Sense[0] 0 1 1 0 Bus Frequency RESERVED 133 MHz 166 MHz 200 MHz The FSB_Sense[1:0] pins are pulled to ground (logic level of the AMD Athlon™ Processor Motherboard Design Guide, order# 24363 for FID[3:0]. Do not expose these pins may...
...AMD Athlon™ XP Processor Model 10 Data Sheet FSB_Sense[1:0] Pins FLUSH# Pin IGNNE# Pin INIT# Pin signals High above 2.5 V. FSB_Sense[1:0] pins are either open circuit (logic level of 1) or are 3.3-V tolerant. Refer to VCC_CORE with a 1 kΩ resistor. FLUSH# must be used to the processor... Truth Table FSB_Sense[1] 1 1 0 0 FSB_Sense[0] 0 1 1 0 Bus Frequency RESERVED 133 MHz 166 MHz 200 MHz The FSB_Sense[1:0] pins are pulled to ground (logic level of the AMD Athlon™ Processor Motherboard Design Guide, order# 24363 for FID[3:0]. Do not expose these pins may...