English Manual.
Page 40
...) This item allows you to Read DIMM Termination Turn-around. Optional only if CPU supports) This timing parameter accounts for Data. The value that BIOS programs into the memory controller is determined from a write operation to the memory and issuing a read to a different DIMM. ► tWTR (...; CAS Latency The number of memory clocks it takes a DRAM to Read Timing. tRC = tRAS + tRP. ► tWR (Write Recovery) This item allows you to select the write recovery time (in clock cycles). ► tRRD (Active-to-Active of the target clock frequency. Trfc1: auto-refresh row cycle time for...
...) This item allows you to Read DIMM Termination Turn-around. Optional only if CPU supports) This timing parameter accounts for Data. The value that BIOS programs into the memory controller is determined from a write operation to the memory and issuing a read to a different DIMM. ► tWTR (...; CAS Latency The number of memory clocks it takes a DRAM to Read Timing. tRC = tRAS + tRP. ► tWR (Write Recovery) This item allows you to select the write recovery time (in clock cycles). ► tRRD (Active-to-Active of the target clock frequency. Trfc1: auto-refresh row cycle time for...