User Guide
Page 2
... in AMD's Standard Terms and Conditions of Sale, AMD assumes no representations or warranties with Advanced Micro Devices, Inc. ("AMD") products. Trademarks AMD, the AMD Arrow logo, AMD Athlon, AMD Duron,... and combinations thereof, 3DNow!, and QuantiSpeed are provided in systems intended for identification purposes only and may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice. AMD makes no liability whatsoever, and disclaims any express or implied warranty, relating to specifications...
... in AMD's Standard Terms and Conditions of Sale, AMD assumes no representations or warranties with Advanced Micro Devices, Inc. ("AMD") products. Trademarks AMD, the AMD Arrow logo, AMD Athlon, AMD Duron,... and combinations thereof, 3DNow!, and QuantiSpeed are provided in systems intended for identification purposes only and may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice. AMD makes no liability whatsoever, and disclaims any express or implied warranty, relating to specifications...
User Guide
Page 17
...AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. 2.2 Signaling Technology The AMD Athlon system bus uses a low-voltage, swing-signaling technology, that require a reference voltage (VREF). 24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 2 Interface Signals 2.1 Overview The AMD Athlon... is asserted or deasserted by enterprise-class application software. For more information about pins and signals, see "AMD Athlon™ System Bus Signals" on page 6, Chapter 10, "Pin Descriptions" on page 51. Chapter 2...
...AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. 2.2 Signaling Technology The AMD Athlon system bus uses a low-voltage, swing-signaling technology, that require a reference voltage (VREF). 24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 2 Interface Signals 2.1 Overview The AMD Athlon... is asserted or deasserted by enterprise-class application software. For more information about pins and signals, see "AMD Athlon™ System Bus Signals" on page 6, Chapter 10, "Pin Descriptions" on page 51. Chapter 2...
User Guide
Page 18
...ZN and ZP Pins" on page 25 and the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. 6 Interface Signals Chapter 2 The system logic configures the processor with the following three point-to the ZN and ...more information. 2.4 AMD Athlon™ System Bus Signals The AMD Athlon system bus is a clock-forwarded, point-topoint interface with the configuration parameter called SysPushPull (1=PP). Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 2.3 Push-Pull (PP) Drivers The AMD Athlon XP processor model 6 supports...
...ZN and ZP Pins" on page 25 and the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. 6 Interface Signals Chapter 2 The system logic configures the processor with the following three point-to the ZN and ...more information. 2.4 AMD Athlon™ System Bus Signals The AMD Athlon system bus is a clock-forwarded, point-topoint interface with the configuration parameter called SysPushPull (1=PP). Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 2.3 Push-Pull (PP) Drivers The AMD Athlon XP processor model 6 supports...
User Guide
Page 21
... AMD Athlon™ XP processor model 6. The figure includes the ACPI "Cx" naming convention for processor power management. AMD Athlon™ XP Processor Model 6 Power Management States Chapter 4 Power Management 9 These states are compliant with the ACPI 1.0b and ACPI 2.0 specifications. 4.1 Power Management States The AMD Athlon XP processor model 6 supports low-power Halt and Stop Grant states. 24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor...
... AMD Athlon™ XP processor model 6. The figure includes the ACPI "Cx" naming convention for processor power management. AMD Athlon™ XP Processor Model 6 Power Management States Chapter 4 Power Management 9 These states are compliant with the ACPI 1.0b and ACPI 2.0 specifications. 4.1 Power Management States The AMD Athlon XP processor model 6 supports low-power Halt and Stop Grant states. 24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor...
User Guide
Page 22
... must not stop the system clock (SYSCLK/SYSCLK#) to the processor. When the processor executes the HLT instruction, the processor enters the Halt state and issues a Halt special cycle to the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. When STPCLK# is disconnected, then issue a...RESET#, SMI#, or an interrupt via the INTR or NMI pins, or via a local APIC interrupt message. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 Working State Halt State Stop Grant States 10 The following sections provide an overview of ...
... must not stop the system clock (SYSCLK/SYSCLK#) to the processor. When the processor executes the HLT instruction, the processor enters the Halt state and issues a Halt special cycle to the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. When STPCLK# is disconnected, then issue a...RESET#, SMI#, or an interrupt via the INTR or NMI pins, or via a local APIC interrupt message. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 Working State Halt State Stop Grant States 10 The following sections provide an overview of ...
User Guide
Page 26
... Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 Note: In response to Halt special cycles, the Northbridge passes the Halt special cycle to the Connect special cycle, the Northbridge cancels the disconnect request. In this case, the processor sends the...signal before the disconnect actually occurs. For more information, see the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902 for the connect special cycle (assuming CONNECT has been deasserted). The processor can receive an interrupt after it sends a Halt special cycle,...
... Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 Note: In response to Halt special cycles, the Northbridge passes the Halt special cycle to the Connect special cycle, the Northbridge cancels the disconnect request. In this case, the processor sends the...signal before the disconnect actually occurs. For more information, see the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902 for the connect special cycle (assuming CONNECT has been deasserted). The processor can receive an interrupt after it sends a Halt special cycle,...
User Guide
Page 35
... VCC_CORE. For information about thermal design for the AMD Athlon XP processor model 6, including layout and airflow considerations, see the AMD Athlon™ Processor Thermal, Mechanical, and Chassis Cooling Design Guide, order# 23794, and the cooling guidelines on page 73 for the AMD Athlon XP processor model 6. Table 1 shows the thermal design power specifications for more details. Table 1. Refer to prevent the...
... VCC_CORE. For information about thermal design for the AMD Athlon XP processor model 6, including layout and airflow considerations, see the AMD Athlon™ Processor Thermal, Mechanical, and Chassis Cooling Design Guide, order# 23794, and the cooling guidelines on page 73 for the AMD Athlon XP processor model 6. Table 1 shows the thermal design power specifications for more details. Table 1. Refer to prevent the...
User Guide
Page 43
...cooling (without the fan during the Sleep state) to meet the temperature specification of the maximum specified current. 4. The cooling fan can be turned off during normal and reduced power states. See Figure 3, "AMD Athlon™ XP Processor Model 6 Power Management States" on page 9. 3. Table 8. VCC_CORE ..., 2, 3, 4, 5 1.30 V 50°C 1.54 A 0.66 A Notes: 1. The maximum Stop Grant currents are absolute worst case currents for the AMD Athlon XP processor model 6 during the Sleep state, but customers should test their systems in Sleep state to the core clock grid of the...
...cooling (without the fan during the Sleep state) to meet the temperature specification of the maximum specified current. 4. The cooling fan can be turned off during normal and reduced power states. See Figure 3, "AMD Athlon™ XP Processor Model 6 Power Management States" on page 9. 3. Table 8. VCC_CORE ..., 2, 3, 4, 5 1.30 V 50°C 1.54 A 0.66 A Notes: 1. The maximum Stop Grant currents are absolute worst case currents for the AMD Athlon XP processor model 6 during the Sleep state, but customers should test their systems in Sleep state to the core clock grid of the...
User Guide
Page 45
24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet Table 10 shows the SYSCLK/SYSCLK# differential clock AC characteristics of the SYSCLK signal. SYSCLK and SYSCLK# AC Characteristics...waveform of the AMD Athlon XP processor model 6. The -20dB attenuation point, as measured into a 10- t2 VCROSS VThreshold-AC t3 t5 Figure 10. Circuitry driving the AMD Athlon™ system bus clock inputs must be less than 500 kHz. 2. AMD Athlon system bus clock inputs can the AMD Athlon system bus period violate the minimum specification above. In...
24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet Table 10 shows the SYSCLK/SYSCLK# differential clock AC characteristics of the SYSCLK signal. SYSCLK and SYSCLK# AC Characteristics...waveform of the AMD Athlon XP processor model 6. The -20dB attenuation point, as measured into a 10- t2 VCROSS VThreshold-AC t3 t5 Figure 10. Circuitry driving the AMD Athlon™ system bus clock inputs must be less than 500 kHz. 2. AMD Athlon system bus clock inputs can the AMD Athlon system bus period violate the minimum specification above. In...
User Guide
Page 46
... CIN Input Pin Capacitance 4 12 pF Notes: 1. VREF is nominally set to 50% of the AMD Athlon system bus used by the AMD Athlon XP processor model 6. VREF must be created with actual values that are specific to the ± 50 mV specification listed above. 2. Specified at the T DI E an d V C C _ C O R E s pe ci f i ca ti o ns i n t hi s do cu...
... CIN Input Pin Capacitance 4 12 pF Notes: 1. VREF is nominally set to 50% of the AMD Athlon system bus used by the AMD Athlon XP processor model 6. VREF must be created with actual values that are specific to the ± 50 mV specification listed above. 2. Specified at the T DI E an d V C C _ C O R E s pe ci f i ca ti o ns i n t hi s do cu...
User Guide
Page 52
...of thermal control circuitry to control processor temperature is left to the manufacturer to determine how to thermal protection. The processor relies on thermal circuitry on page 41 shows the TSHUTDOWN and TSD_DELAY specifications for circuitry in response to a...thermal solution guidelines are found in motherboard design are necessary to the processor. Thermal limits in the following section describes parameters relating to implement. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 Thermal Protection Characterization. Systems that...
...of thermal control circuitry to control processor temperature is left to the manufacturer to determine how to thermal protection. The processor relies on thermal circuitry on page 41 shows the TSHUTDOWN and TSD_DELAY specifications for circuitry in response to a...thermal solution guidelines are found in motherboard design are necessary to the processor. Thermal limits in the following section describes parameters relating to implement. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 Thermal Protection Characterization. Systems that...
User Guide
Page 56
The AMD Athlon XP processor model 6 does not set the correct clock multiplier if PWROK is asserted prior to its operational frequency. 3. PWROK is asserted. The motherboard is required to switch for several milliseconds before PWROK is an output of PWROK. Before PWROK assertion, the AMD Athlon processor is clocked by the processor before PWROK is asserted. This delay...
The AMD Athlon XP processor model 6 does not set the correct clock multiplier if PWROK is asserted prior to its operational frequency. 3. PWROK is asserted. The motherboard is required to switch for several milliseconds before PWROK is an output of PWROK. Before PWROK assertion, the AMD Athlon processor is clocked by the processor before PWROK is asserted. This delay...
User Guide
Page 57
24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet clock must be asserted (causing CONNECT to also assert) before RESET# is intended to satisfy the time it takes for the specific implementation and additional circuitry required. The system clocks are valid within specification for the specific implementation and additional circuitry required. 8. Southbridges enforce a delay...
24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet clock must be asserted (causing CONNECT to also assert) before RESET# is intended to satisfy the time it takes for the specific implementation and additional circuitry required. The system clocks are valid within specification for the specific implementation and additional circuitry required. 8. Southbridges enforce a delay...
User Guide
Page 58
..., CONNECT, and CLKFWDRST signals, that determines the processor frequency indicated by the FID[3:0] code. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 Clock Multiplier Selection (FID[3:0]) The chipset samples the FID[3:0] signals in a chipset-specific manner from the processor and uses this information to the processor using the SIP protocol. RESET# to 2.0 milliseconds...
..., CONNECT, and CLKFWDRST signals, that determines the processor frequency indicated by the FID[3:0] code. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 Clock Multiplier Selection (FID[3:0]) The chipset samples the FID[3:0] signals in a chipset-specific manner from the processor and uses this information to the processor using the SIP protocol. RESET# to 2.0 milliseconds...
User Guide
Page 59
Table 17 shows the mechanical loading specifications for coplanar contact to die surface. The OPGA package has compliant pads that the mechanical loading of the heat sink does not exceed...the motherboard through a Pin Grid Array (PGA) socket named Socket A. 24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 9 Mechanical Data 9.1 Introduction The AMD Athlon™ XP processor model 6 connects to an approved heat sink. This processor utilizes the Organic Pin Grid Array (OPGA) package type described in planar contact. It is exposed...
Table 17 shows the mechanical loading specifications for coplanar contact to die surface. The OPGA package has compliant pads that the mechanical loading of the heat sink does not exceed...the motherboard through a Pin Grid Array (PGA) socket named Socket A. 24309E-March 2002 Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 9 Mechanical Data 9.1 Introduction The AMD Athlon™ XP processor model 6 connects to an approved heat sink. This processor utilizes the Organic Pin Grid Array (OPGA) package type described in planar contact. It is exposed...
User Guide
Page 72
...VCC_CORE A5 SADDOUT[5]# P O G B6 VSS A7 SADDOUT[3]# P O G B8 VCC_CORE A9 SDATA[55]# P B P B10 VSS A11 SDATA[61]# P B P B12 VCC_CORE A13 SDATA[53]# P B G B14 VSS A15 SDATA[63]# P B G B16 VCC_CORE A17 SDATA[62]# P B G B18 VSS A19 NC Pin page 72 - - - For more information, see...NC Pin page 72 - - - Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 10.2 Pin List Table 20 cross-references Socket A pin location to share the pin. The "L" (Level) column shows the electrical specification for the purpose of signal routing with respect to...
...VCC_CORE A5 SADDOUT[5]# P O G B6 VSS A7 SADDOUT[3]# P O G B8 VCC_CORE A9 SDATA[55]# P B P B10 VSS A11 SDATA[61]# P B P B12 VCC_CORE A13 SDATA[53]# P B G B14 VSS A15 SDATA[63]# P B G B16 VCC_CORE A17 SDATA[62]# P B G B18 VSS A19 NC Pin page 72 - - - For more information, see...NC Pin page 72 - - - Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 10.2 Pin List Table 20 cross-references Socket A pin location to share the pin. The "L" (Level) column shows the electrical specification for the purpose of signal routing with respect to...
User Guide
Page 80
...AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902 for both the system and processor. Connect CLKIN with RSTCLK# and name it SYSCLK. Connect CLKIN# with RSTCLK and name it SYSCLK#. AMD Pin AMD Athlon™ System Bus Pins Analog Pin AMD Socket A processors ...top plate or cover that provides a flexible and expandable means of delivering interrupts in a system using an AMD processor. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 10.3 Detailed Pin Descriptions A20M# Pin The information in this ...
...AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902 for both the system and processor. Connect CLKIN with RSTCLK# and name it SYSCLK. Connect CLKIN# with RSTCLK and name it SYSCLK#. AMD Pin AMD Athlon™ System Bus Pins Analog Pin AMD Socket A processors ...top plate or cover that provides a flexible and expandable means of delivering interrupts in a system using an AMD processor. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 10.3 Detailed Pin Descriptions A20M# Pin The information in this ...
User Guide
Page 82
... The FID[3:0] signals are valid after PWROK is sent to be sampled until they become valid. See the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902 for all FID combinations and selects a Halt disconnect divisor of 64 and a Stop Grant ..., refer to -SYSCLK ratio. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 FID[3:0] Pins FID[3] (Y3), FID[2] (Y1), FID[1] (W3), and FID[0] (W1) are the 4-bit processor clock-to the AMD Athlon™ and AMD Duron™ Processors BIOS, Software, and Debug Developers Guide,...
... The FID[3:0] signals are valid after PWROK is sent to be sampled until they become valid. See the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902 for all FID combinations and selects a Halt disconnect divisor of 64 and a Stop Grant ..., refer to -SYSCLK ratio. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 FID[3:0] Pins FID[3] (Y3), FID[2] (Y1), FID[1] (W3), and FID[0] (W1) are the 4-bit processor clock-to the AMD Athlon™ and AMD Duron™ Processors BIOS, Software, and Debug Developers Guide,...
User Guide
Page 84
...to ground on the motherboard. 72 Pin Descriptions Chapter 10 For more information. The AMD Athlon XP processor model 6 does not support SADDIN[1:0]# or SADDOUT[1:0]#. SCANSHIFTEN, SCANCLK1, SCANINTEVAL, and ... Power-Up Requirements" on page 43. For more information, see the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. All four processor inputs (PLLTEST#, PLLBYPASS#, PLLMON1, and PLLMON2) are running within specification. For more information, see the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. P L LT E S T# , P L L...
...to ground on the motherboard. 72 Pin Descriptions Chapter 10 For more information. The AMD Athlon XP processor model 6 does not support SADDIN[1:0]# or SADDOUT[1:0]#. SCANSHIFTEN, SCANCLK1, SCANINTEVAL, and ... Power-Up Requirements" on page 43. For more information, see the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. All four processor inputs (PLLTEST#, PLLBYPASS#, PLLMON1, and PLLMON2) are running within specification. For more information, see the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. P L LT E S T# , P L L...
User Guide
Page 86
...specific. VREFSYS (W5) drives the threshold voltage for the system bus input receivers. ZP is tied to VCC_CORE with a resistor that has a resistance matching the impedance Z0 of VREFSYS is tied to VSS with a resistor that has a resistance matching the impedance Z0 of the AMD Athlon™ Processor... the push-pull compensation circuit pins. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 VREFSYS Pin ZN and ZP Pins Table 22. For more information, see the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. VID...
...specific. VREFSYS (W5) drives the threshold voltage for the system bus input receivers. ZP is tied to VCC_CORE with a resistor that has a resistance matching the impedance Z0 of VREFSYS is tied to VSS with a resistor that has a resistance matching the impedance Z0 of the AMD Athlon™ Processor... the push-pull compensation circuit pins. Preliminary Information AMD Athlon™ XP Processor Model 6 Data Sheet 24309E-March 2002 VREFSYS Pin ZN and ZP Pins Table 22. For more information, see the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. VID...