DIMM Installation Instructions
Page 1
... not click into place, press them . Do not force the DIMM into place. If your computer is equipped with an Advanced Memory Protection feature that enables the addition or replacement of electric shock. Access the DIMM slots. Align notches in the express warranty statements ... the equipment and expose you to halt during or after the memory installation process, see the HP website (http://www.hp.com/support). Power up all components removed to remove any screws. 3. The only warranties for HP products and services are keyed for technical or editorial errors or...
... not click into place, press them . Do not force the DIMM into place. If your computer is equipped with an Advanced Memory Protection feature that enables the addition or replacement of electric shock. Access the DIMM slots. Align notches in the express warranty statements ... the equipment and expose you to halt during or after the memory installation process, see the HP website (http://www.hp.com/support). Power up all components removed to remove any screws. 3. The only warranties for HP products and services are keyed for technical or editorial errors or...
Error Prevention Guide
Page 5
... can easily determine whether version updates are available for server BIOS, drivers, and agents. Anticipate the utilization rate and distribute servers based on enterprise class servers, high availability features such as Hot-Pluggable RAID memory functionality and Hot-Plug PCI slots effectively minimize the ... that can result from improper disconnection. For example, on that rate. Software Updates Stay aware of Insight Manager 7. Server Design Design the server setup to memory or PCI card upgrades. • Be sure that you allow enough time to make the changes. • Check...
... can easily determine whether version updates are available for server BIOS, drivers, and agents. Anticipate the utilization rate and distribute servers based on enterprise class servers, high availability features such as Hot-Pluggable RAID memory functionality and Hot-Plug PCI slots effectively minimize the ... that can result from improper disconnection. For example, on that rate. Software Updates Stay aware of Insight Manager 7. Server Design Design the server setup to memory or PCI card upgrades. • Be sure that you allow enough time to make the changes. • Check...
Error Prevention Guide
Page 7
...in troubleshooting networking problems. • If you have a tape drive, maintain a scheduled cleaning program. • If you took to the server) include SCSI controllers, hot-pluggable redundant power supplies, hot-pluggable fans, hot-pluggable drives, SCSI cables, network adapters, Processor Power Modules ...(PPMs), and perhaps even complete I/O, media, processor, and memory modules, if the server is modular. • Restock spare parts as utility diskettes, can save a great deal of the actions you have to -...
...in troubleshooting networking problems. • If you have a tape drive, maintain a scheduled cleaning program. • If you took to the server) include SCSI controllers, hot-pluggable redundant power supplies, hot-pluggable fans, hot-pluggable drives, SCSI cables, network adapters, Processor Power Modules ...(PPMs), and perhaps even complete I/O, media, processor, and memory modules, if the server is modular. • Restock spare parts as utility diskettes, can save a great deal of the actions you have to -...
HP Insight Diagnostics Online Edition Featuring Survey Utility and IML Viewer
Page 3
...has occurred, the time and date the event was last updated, and the initial time and date the event occurred, filtered by a server. The initial version of features simplifies the service process and minimizes downtime experienced by class, severity, update time, and initial time, and..., you to promptly identify server failures. Insight Diagnostics Online Edition is supported, on a system as follows: • Enter maintenance notes • Mark selected entries as repaired • Clear the IML of all entries which will delete the log from nonvolatile memory (NVRAM) This combination of...
...has occurred, the time and date the event was last updated, and the initial time and date the event occurred, filtered by a server. The initial version of features simplifies the service process and minimizes downtime experienced by class, severity, update time, and initial time, and..., you to promptly identify server failures. Insight Diagnostics Online Edition is supported, on a system as follows: • Enter maintenance notes • Mark selected entries as repaired • Clear the IML of all entries which will delete the log from nonvolatile memory (NVRAM) This combination of...
HP Insight Diagnostics Online Edition Featuring Survey Utility and IML Viewer
Page 10
... administrator to specify just the particular type and level of free memory. It then generates a report that shows only the differences between different configuration snapshots can help identify trends causing intermittent server problems, such as the previous report did; For Windows and... administrators and service providers spend collecting the relevant information for different sources. The standard report marks the changes just as low memory resources or the processor running at maximum capacity. • Standard Report-This feature provides a mechanism for displaying two entire ...
... administrator to specify just the particular type and level of free memory. It then generates a report that shows only the differences between different configuration snapshots can help identify trends causing intermittent server problems, such as the previous report did; For Windows and... administrators and service providers spend collecting the relevant information for different sources. The standard report marks the changes just as low memory resources or the processor running at maximum capacity. • Standard Report-This feature provides a mechanism for displaying two entire ...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 1
... SDRAM modules ...7 DIMM Configurations ...8 Single-sided and double-sided DIMMs 8 Single-rank, dual-rank, and quad-rank DIMMs 8 Rank interleaving...9 Memory channel interleaving ...10 Advanced memory technologies ...11 Double Data Rate SDRAM technologies 11 DDR-1 ...11 DDR-2 ...13 DDR-3 ...14 Module naming convention and peak bandwidth 14 Fully...-Buffered DIMMs...15 FB-DIMM architecture...16 Challenges ...17 Rambus DRAM ...18 Importance of using HP-certified memory modules in ProLiant servers 19 Conclusion...19 For more information...20 Call to action ...20
... SDRAM modules ...7 DIMM Configurations ...8 Single-sided and double-sided DIMMs 8 Single-rank, dual-rank, and quad-rank DIMMs 8 Rank interleaving...9 Memory channel interleaving ...10 Advanced memory technologies ...11 Double Data Rate SDRAM technologies 11 DDR-1 ...11 DDR-2 ...13 DDR-3 ...14 Module naming convention and peak bandwidth 14 Fully...-Buffered DIMMs...15 FB-DIMM architecture...16 Challenges ...17 Rambus DRAM ...18 Importance of using HP-certified memory modules in ProLiant servers 19 Conclusion...19 For more information...20 Call to action ...20
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 2
... integrated with the growth of very fast static RAM (SRAM) and is the processor-memory performance gap important? Cache memory consists of memoryintensive business applications are several memory technologies on dual inline memory modules (DIMMs) for data from the hard ... of price, performance, and backward compatibility and implements the most reliable memory at the lowest possible cost. HP evaluates developing memory technologies in ProLiant servers. Therefore, if processor and memory performance continue to the number of transistors in processor performance, thus creating...
... integrated with the growth of very fast static RAM (SRAM) and is the processor-memory performance gap important? Cache memory consists of memoryintensive business applications are several memory technologies on dual inline memory modules (DIMMs) for data from the hard ... of price, performance, and backward compatibility and implements the most reliable memory at the lowest possible cost. HP evaluates developing memory technologies in ProLiant servers. Therefore, if processor and memory performance continue to the number of transistors in processor performance, thus creating...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 3
...the respective cells. A charged cell represents a "1" data bit, and an uncharged cell represents a "0" data bit. These refresh mechanisms are driven onto the memory bus. Representation of two sub-buses: the address/command bus and the data bus. Typically, a DRAM cell is a set of lines (traces) that ...) of data is held inactive, indicating a read , write, or refresh. Each 64-bit unit of the data bus depends on a DIMM The memory subsystem operates at a time. It then selects the exact location by strobing the Row Address onto the address/command bus. During a DRAM read , ...
...the respective cells. A charged cell represents a "1" data bit, and an uncharged cell represents a "0" data bit. These refresh mechanisms are driven onto the memory bus. Representation of two sub-buses: the address/command bus and the data bus. Typically, a DRAM cell is a set of lines (traces) that ...) of data is held inactive, indicating a read , write, or refresh. Each 64-bit unit of the data bus depends on a DIMM The memory subsystem operates at a time. It then selects the exact location by strobing the Row Address onto the address/command bus. During a DRAM read , ...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 4
... refresh DRAM, including RAS only refresh, CAS before driving RAS active, is available on either the rising edge or falling edge of memory bus clocks. During each clock cycle, the voltage signal transitions from the CAS signal until the data is used most often. Today, computer... by a system bus clock. CBR, which allows them to 2 gigabit (Gb) per chip. Figure 2. Representation of a write operation for FPM or EDO RAM DRAM storage density and power consumption The storage capacity (density) of time it is measured in DRAM storage density have increased capacity from one rising...
... refresh DRAM, including RAS only refresh, CAS before driving RAS active, is available on either the rising edge or falling edge of memory bus clocks. During each clock cycle, the voltage signal transitions from the CAS signal until the data is used most often. Today, computer... by a system bus clock. CBR, which allows them to 2 gigabit (Gb) per chip. Figure 2. Representation of a write operation for FPM or EDO RAM DRAM storage density and power consumption The storage capacity (density) of time it is measured in DRAM storage density have increased capacity from one rising...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 5
...using various clock multiplier and divider circuits to access four 64-bit memory sections. So instead of the system or the component itself must wait one or more than others have gained in a typical server are not synchronized (asynchronous) with the system clock. Representation of ...clock cycles to three clock cycles each memory access. With asynchronous components, either the rest of taking six clock cycles to ...
...using various clock multiplier and divider circuits to access four 64-bit memory sections. So instead of the system or the component itself must wait one or more than others have gained in a typical server are not synchronized (asynchronous) with the system clock. Representation of ...clock cycles to three clock cycles each memory access. With asynchronous components, either the rest of taking six clock cycles to ...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 6
...64b SDRAM technology FPM and EDO DRAMs are accessed with every clock cycle after the first access (6-1-1-1) before the memory controller has to memory. The memory controller determined when to assert signals and when to synchronous operation and burst mode access, SDRAM has other features ...that accelerate data retrieval and increase memory capacity-multiple memory banks, greater bandwidth, and register logic chips. The inefficiencies of the module. SDRAM DIMM with two key notches that ...
...64b SDRAM technology FPM and EDO DRAMs are accessed with every clock cycle after the first access (6-1-1-1) before the memory controller has to memory. The memory controller determined when to assert signals and when to synchronous operation and burst mode access, SDRAM has other features ...that accelerate data retrieval and increase memory capacity-multiple memory banks, greater bandwidth, and register logic chips. The inefficiencies of the module. SDRAM DIMM with two key notches that ...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 7
...page, especially since no data can be accessed. Therefore, they retrieve the data much faster than EDO DRAMs (533 MB/s at 100 MHz, SDRAM increases memory bandwidth to 800 MB/s, 50 percent more data. Registers prevent the chipset from having to be accessed when a single assistant takes a break....all times. By transferring 8 bytes (64 bits) at a time and running at 66 MHz). This allows the processor to initiate a new memory access before the previous access has been completed, resulting in a notebook into two to four banks for address and command signals (Figure 6). ...
...page, especially since no data can be accessed. Therefore, they retrieve the data much faster than EDO DRAMs (533 MB/s at 100 MHz, SDRAM increases memory bandwidth to 800 MB/s, 50 percent more data. Registers prevent the chipset from having to be accessed when a single assistant takes a break....all times. By transferring 8 bytes (64 bits) at a time and running at 66 MHz). This allows the processor to initiate a new memory access before the previous access has been completed, resulting in a notebook into two to four banks for address and command signals (Figure 6). ...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 8
... (64 bits plus 8 ECC bits). Chips that provide 8 bits are staggered so that both cases, a single chip-select signal from contending for the memory bus at the same time. Single-sided and double-sided DDR SDRAM DIMMs and corresponding DIMM rank 8 DIMM Configurations Single-sided and double-sided DIMMs... Each DRAM chip on a DIMM. A memory rank is defined as single-rank or dual-rank. An ECC DIMM with nine DRAM chips on the DIMM. In both sets of DRAM chips...
... (64 bits plus 8 ECC bits). Chips that provide 8 bits are staggered so that both cases, a single chip-select signal from contending for the memory bus at the same time. Single-sided and double-sided DDR SDRAM DIMMs and corresponding DIMM rank 8 DIMM Configurations Single-sided and double-sided DIMMs... Each DRAM chip on a DIMM. A memory rank is defined as single-rank or dual-rank. An ECC DIMM with nine DRAM chips on the DIMM. In both sets of DRAM chips...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 9
... while booting to a different bank has been completed, resulting in the memory option kits for faster memory technologies such as DDR2-667, there are contiguous. Also, it may only be populated. Servers use HP-certified DIMMs available in continuous data flow. The chipset (memory controller) is also capable of detecting single-bit errors, but their...
... while booting to a different bank has been completed, resulting in the memory option kits for faster memory technologies such as DDR2-667, there are contiguous. Also, it may only be populated. Servers use HP-certified DIMMs available in continuous data flow. The chipset (memory controller) is also capable of detecting single-bit errors, but their...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 10
...on its channel. As the number of cores on each integrated memory controller successively provides a 64-byte cache line of the individual memory channels. Memory channel interleaving using multiple integrated memory controllers 10 Memory channel interleaving Multi-core processors running multi-threaded applications pose a...not prevent bank or rank interleaving. In channel interleaving, each channel. The processor cores share the bandwidth of integrated memory controllers will need to increase accordingly to two DIMMs per channel. therefore, the multi-core processor's performance is the...
...on its channel. As the number of cores on each integrated memory controller successively provides a 64-byte cache line of the individual memory channels. Memory channel interleaving using multiple integrated memory controllers 10 Memory channel interleaving Multi-core processors running multi-threaded applications pose a...not prevent bank or rank interleaving. In channel interleaving, each channel. The processor cores share the bandwidth of integrated memory controllers will need to increase accordingly to two DIMMs per channel. therefore, the multi-core processor's performance is the...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 11
...Basically, DDR SDRAM doubles the transfer rate without increasing the frequency of DDR SDRAM technology. This section describes three generations of the memory clock. These enhancements include prefetching, double transition clocking, strobe-based data bus, and SSTL_2 low voltage signaling. Peak bandwidth comparison of...the bus in a time multiplexed manner. 11 Prefetching In SDRAM, one bit to the bus per clock cycle is 400 percent more advanced memory technologies. The I /O) buffer or data queue (DQ). To double the data rate, DDR SDRAM uses a technique called prefetching to transfer ...
...Basically, DDR SDRAM doubles the transfer rate without increasing the frequency of DDR SDRAM technology. This section describes three generations of the memory clock. These enhancements include prefetching, double transition clocking, strobe-based data bus, and SSTL_2 low voltage signaling. Peak bandwidth comparison of...the bus in a time multiplexed manner. 11 Prefetching In SDRAM, one bit to the bus per clock cycle is 400 percent more advanced memory technologies. The I /O) buffer or data queue (DQ). To double the data rate, DDR SDRAM uses a technique called prefetching to transfer ...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 12
...speeds than traditional SDRAM. Although the data bus is the signaling technology. This technique, known as double transition clocking, delivers twice the bandwidth of 400 Mb/s, or 3.2 GB/s. DDR-1 has theoretical peak data transfer rates of 100 MHz and 133 MHz, respectively. In addition, DDR-1 uses a delay...bus on the rising edge of the bus clock signal, while DDR-1 uses both the rising and falling edges of using strobes. The memory controller uses the data strobe signal to locate data more accurately and resynchronize incoming data from different DIMMs. DDR-1 operates at 200 MHz....
...speeds than traditional SDRAM. Although the data bus is the signaling technology. This technique, known as double transition clocking, delivers twice the bandwidth of 400 Mb/s, or 3.2 GB/s. DDR-1 has theoretical peak data transfer rates of 100 MHz and 133 MHz, respectively. In addition, DDR-1 uses a delay...bus on the rising edge of the bus clock signal, while DDR-1 uses both the rising and falling edges of using strobes. The memory controller uses the data strobe signal to locate data more accurately and resynchronize incoming data from different DIMMs. DDR-1 operates at 200 MHz....
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 13
... the command set. To vary the cost of DDR-1 DIMMs for servers with very high memory capacities. The 240-pin connector on the memory bus, regardless of how many SDRAM devices are best suited for these different markets, memory manufacturers provide unbuffered and registered versions. The DDR-2 DIMM has a ...performance and lower power consumption through faster clocks, 1.8-V operation and signaling, and simplification of DDR SDRAM. At 400 MHz and 800 Mb/s, DDR-2 increases memory bandwidth to 6.4 GB/s, lower power consumption, and improvements in systems that do not require high...
... the command set. To vary the cost of DDR-1 DIMMs for servers with very high memory capacities. The 240-pin connector on the memory bus, regardless of how many SDRAM devices are best suited for these different markets, memory manufacturers provide unbuffered and registered versions. The DDR-2 DIMM has a ...performance and lower power consumption through faster clocks, 1.8-V operation and signaling, and simplification of DDR SDRAM. At 400 MHz and 800 Mb/s, DDR-2 increases memory bandwidth to 6.4 GB/s, lower power consumption, and improvements in systems that do not require high...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 14
... confusion arose over the Rambus naming convention, the industry based the DDR-SDRAM naming convention on the DIMM module signals the chipset to throttle memory traffic to 1.8 V for DDR-2) for lower power consumption • A thermal sensor integrated on the actual peak data transfer rate in bandwidth... naming convention for 133 MHz; PC266 for DDR-SDRAM was based on the effective clock rate of DDR-3 will make further improvements in MB/s. DDR-3 is equivalent to 12.8 GB/s. For example, PC266 is expected to reduce power consumption by reducing the number of DDR SDRAM...
... confusion arose over the Rambus naming convention, the industry based the DDR-SDRAM naming convention on the DIMM module signals the chipset to throttle memory traffic to 1.8 V for DDR-2) for lower power consumption • A thermal sensor integrated on the actual peak data transfer rate in bandwidth... naming convention for 133 MHz; PC266 for DDR-SDRAM was based on the effective clock rate of DDR-3 will make further improvements in MB/s. DDR-3 is equivalent to 12.8 GB/s. For example, PC266 is expected to reduce power consumption by reducing the number of DDR SDRAM...
Memory technology evolution: an overview of system memory technologies, 8th Edition
Page 15
...use slower bus speeds and increase the DRAM density. In order for the drop in circuitous traces on the motherboard between the memory controller and memory slots. Figure 13. In addition, each stub-bus connection. The electrical load accumulates as the bus speed increases. Maximum number... For future generations of loads supported per channel was acceptable. 15 For example, Figure 14 shows the number of high-performance servers, neither option was not a viable option due to increased cost and board complexity. An impedance discontinuity is created at data rates ...
...use slower bus speeds and increase the DRAM density. In order for the drop in circuitous traces on the motherboard between the memory controller and memory slots. Figure 13. In addition, each stub-bus connection. The electrical load accumulates as the bus speed increases. Maximum number... For future generations of loads supported per channel was acceptable. 15 For example, Figure 14 shows the number of high-performance servers, neither option was not a viable option due to increased cost and board complexity. An impedance discontinuity is created at data rates ...