User Guide
Page 2
... or otherwise, to any time without notice. Trademarks AMD, the AMD logo, K6, 3DNow!, and combinations thereof, AMD PowerNow!, E86, and Super7 are registered trademarks of their respective companies. Information is a service mark, and AMD-K6 and RISC86 are trademarks, FusionE86 is reprinted with Advanced..., or in connection with the permission of merchantability, fitness for identification purposes only and may occur. Microsoft, Windows, and Windows NT are provided in other application in any responsibility or liability resulting from IEEE Std 1149.1-1990 "IEEE Standard...
... or otherwise, to any time without notice. Trademarks AMD, the AMD logo, K6, 3DNow!, and combinations thereof, AMD PowerNow!, E86, and Super7 are registered trademarks of their respective companies. Information is a service mark, and AMD-K6 and RISC86 are trademarks, FusionE86 is reprinted with Advanced..., or in connection with the permission of merchantability, fitness for identification purposes only and may occur. Microsoft, Windows, and Windows NT are provided in other application in any responsibility or liability resulting from IEEE Std 1149.1-1990 "IEEE Standard...
User Guide
Page 23
... Socket 7-compatible x Leverages high-speed 100-MHz processor bus x 2x Accelerated Graphic Port (AGP) support Chapter 1 AMD-K6™-2E+ Embedded Processor 1 MESI protocol support • Internal full-speed, four-way set associative, 64-Kbyte L1 Cache - 32-Kbyte instruction cache with reduced total system cost x Microsoft® Windows® compatible processor x x86 binary software compatible x Supports...
... Socket 7-compatible x Leverages high-speed 100-MHz processor bus x 2x Accelerated Graphic Port (AGP) support Chapter 1 AMD-K6™-2E+ Embedded Processor 1 MESI protocol support • Internal full-speed, four-way set associative, 64-Kbyte L1 Cache - 32-Kbyte instruction cache with reduced total system cost x Microsoft® Windows® compatible processor x x86 binary software compatible x Supports...
User Guide
Page 29
...-leading performance, high-performance 3DNow! Industry-Standard x86 Architecture The AMD-K6-2E+ processor is Super7 and Socket 7-compatible. These design techniques enable the AMD-K6-2E+ processor to deliver better than 60 million Windows-compatible processors. The AMD-K6-2E+ processor is x86 binary code compatible. The AMD-K6-2E+ processor for AMD-K6-2E+ processor designs. This process technology features a splitplane design that enables the...
...-leading performance, high-performance 3DNow! Industry-Standard x86 Architecture The AMD-K6-2E+ processor is Super7 and Socket 7-compatible. These design techniques enable the AMD-K6-2E+ processor to deliver better than 60 million Windows-compatible processors. The AMD-K6-2E+ processor is x86 binary code compatible. The AMD-K6-2E+ processor for AMD-K6-2E+ processor designs. This process technology features a splitplane design that enables the...
User Guide
Page 43
...the short decoders. 2.4 Centralized Scheduler The scheduler is the heart of 12 x86 instructions. This equates to a maximum of the AMD-K6-2E+ processor (see Figure 5 on page 22). In total, the scheduler can be decoded in order. Although the scheduler can hold up... window equal to perform dynamic on the RISC86 operations in the buffer. instruction decode generates a RISC86 3DNow! MMX and 3DNow! The scheduler can simultaneously issue a RISC86 operation to four RISC86 operations per clock. 23542A/0-September 2000 Preliminary Information AMD-K6™-2E+ Embedded Processor Data...
...the short decoders. 2.4 Centralized Scheduler The scheduler is the heart of 12 x86 instructions. This equates to a maximum of the AMD-K6-2E+ processor (see Figure 5 on page 22). In total, the scheduler can be decoded in order. Although the scheduler can hold up... window equal to perform dynamic on the RISC86 operations in the buffer. instruction decode generates a RISC86 3DNow! MMX and 3DNow! The scheduler can simultaneously issue a RISC86 operation to four RISC86 operations per clock. 23542A/0-September 2000 Preliminary Information AMD-K6™-2E+ Embedded Processor Data...
User Guide
Page 263
...transparent to the SMM service routine. SMM is isolated from the SMM save area and jumps to conventional operating systems like DOS and Windows. The code and data for SMM are stored in the SMM memory area, which is targeted for system control activities such as ...main memory. SMM Operating Mode and Default Register Values The software environment within the SMM service routine. 23542A/0-September 2000 Preliminary Information AMD-K6™-2E+ Embedded Processor Data Sheet 12 System Management Mode (SMM) 12.1 SMM is designed for use by the Basic Input Output System (BIOS), ...
...transparent to the SMM service routine. SMM is isolated from the SMM save area and jumps to conventional operating systems like DOS and Windows. The code and data for SMM are stored in the SMM memory area, which is targeted for system control activities such as ...main memory. SMM Operating Mode and Default Register Values The software environment within the SMM service routine. 23542A/0-September 2000 Preliminary Information AMD-K6™-2E+ Embedded Processor Data Sheet 12 System Management Mode (SMM) 12.1 SMM is designed for use by the Basic Input Output System (BIOS), ...