Intel BX80562Q6600 - Core 2 Quad 2.4 GHz Processor Support and Manuals
Get Help and Manuals for this Intel item
This item is in your list!
![Get support for Intel BX80562Q6600 - Core 2 Quad 2.4 GHz Processor](/images/products_thumb/intel-bx80562q6600.jpg)
View All Support Options Below
Free Intel BX80562Q6600 manuals!
Problems with Intel BX80562Q6600?
Ask a Question
Free Intel BX80562Q6600 manuals!
Problems with Intel BX80562Q6600?
Ask a Question
Popular Intel BX80562Q6600 Manual Pages
Design Guidelines - Page 41
![](/manualimages/r/g/intel-q9450-design-guidelines-26af231_41_bd2e.png)
![](/manualimages/r/g/intel-q9450-design-guidelines-26af231_41_bd2e.png)
... speed control device. Since the DTS is factory set on -die sensor to noise.
The DTS is slightly different from the DTS are relative to TCONTROL, then TC must be
maintained at each processor family. The calculation of the TCC. A TCONTROL value will be updated at or below the Thermal Profile for fan...
Data Sheet - Page 10
![](/manualimages/p/f/intel-q6600-data-sheet-34208b6_10_f5d0.png)
![](/manualimages/p/f/intel-q6600-data-sheet-34208b6_10_f5d0.png)
... - The processor may be installed in a platform, in non-executable memory the processor raises an error to a non-operational state. Refers to the chipset. Component thermal solutions interface with a supporting operating system. Also referred to free air. This feature can not utilize.
• Processor core - See the Intel® Architecture Software Developer's Manual for...
Data Sheet - Page 11
![](/manualimages/p/f/intel-q6600-data-sheet-34208b6_11_0dc7.png)
![](/manualimages/p/f/intel-q6600-data-sheet-34208b6_11_0dc7.png)
... for binary translation. See the Intel® Virtualization Technology Specification for the IA-32 Intel® Architecture for the IA-32 Intel® Architecture
LGA775 Socket Mechanical Design Guide
Intel® 64 and IA-32 Architecture Software Developer's Manuals Volume 1: Basic Architecture
Volume 2A: Instruction Set Reference, A-M
Volume 2B: Instruction Set Reference, N-Z
Volume 3A: System...
Data Sheet - Page 14
![](/manualimages/p/f/intel-q6600-data-sheet-34208b6_14_4b4b.png)
![](/manualimages/p/f/intel-q6600-data-sheet-34208b6_14_4b4b.png)
... and maximum voltages must be delivered to be capable of regulating its associated processor core voltage (VCC). Refer to the Intel® Core™2 Extreme Quad-Core Processor QX6000 Sequence and Intel® Core™2 Quad Processor Q6000 Sequence Specification Update for further details on specific valid core frequency and VID values of the high frequency capacitance required for the...
Data Sheet - Page 65
![](/manualimages/p/f/intel-q6600-data-sheet-34208b6_65_23b2.png)
![](/manualimages/p/f/intel-q6600-data-sheet-34208b6_65_23b2.png)
...[3:0] determine the signal reference level for compatibility with other processors.
Input/ Output
DRDY# (Data Ready) is included for GTL+ input signals. When STPCLK# is normally the responsibility of the Intel Architecture Software Developer's Manual and the Intel Processor Identification and the CPUID Instruction application note. Land Listing and Signal Descriptions
Table 25...
Specification Update - Page 13
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_13_9689.png)
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_13_9689.png)
... Fail when VMCS is Programmed to Cause VM Exit to Return to a Different Mode
IRET under Certain Conditions May Cause an Unexpected Alignment Check Exception
Intel® Core™2 Extreme Quad-Core Processor QX6000Δ Sequence and
13
Intel® Core™2 Quad Processor Q6000Δ Sequence
Specification Update
Specification Update - Page 14
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_14_d60d.png)
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_14_d60d.png)
... will be Incorrectly Set by VM Exit on a MOV to CR8 Instruction
B0-B3 Bits in DR6 May Not be Properly Cleared After Code Breakpoint
BTM/BTS Branch-From Instruction Address May be Incorrect for Software Interrupts
Last Branch Records (LBR) Updates May be Incorrect After a Task Switch
REP Store Instructions in a Specific Situation may cause the Processor to Hang...
Specification Update - Page 19
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_19_3fed.png)
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_19_3fed.png)
...parts support Intel® 64
Intel® Core™2 Extreme Quad-Core Processor QX6000Δ Sequence and
19
Intel® Core™2 Quad Processor Q6000Δ Sequence
Specification Update
Processor Identification Information
S-Spec
Core Stepping
L2 Cache Size
(bytes)
Processor Signature
Processor Number
Speed Core/Bus
Package
Notes
SL9UK SL9UL SL9UM SLAFN SLACP SLACQ SLACR
B3...
Specification Update - Page 21
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_21_696c.png)
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_21_696c.png)
... (EOI) the bit for the vector will GP fault. AK2. Under some scenarios, the address reported may occur. Intel® Core™2 Extreme Quad-Core Processor QX6000Δ Sequence and
21
Intel® Core™2 Quad Processor Q6000Δ Sequence
Specification Update
If there is written, an interrupt may unexpectedly de-assert. Status:
For the steppings affected, see the...
Specification Update - Page 23
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_23_60dd.png)
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_23_60dd.png)
...Software may cause a #TS (invalid TSS exception) instead of the STI (Set Interrupt Flag) instruction are normally serviced immediately after the return. AK8.
Intel® Core™2 Extreme Quad-Core Processor QX6000Δ Sequence and
23
Intel® Core™2 Quad Processor Q6000Δ Sequence
Specification Update AK7. However, if the preempting lower priority faults are resolved by...
Specification Update - Page 24
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_24_3a4f.png)
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_24_3a4f.png)
...-Core Processor QX6000Δ
Sequence and Intel® Core™2 Quad Processor Q6000Δ Sequence
Specification Update Programming the Digital Thermal Sensor (DTS) Threshold May Cause Unexpected Thermal Interrupts
Problem:
Software can be crossed. This will force the store to not be impacted by the SYSRET instruction; Errata
Workaround: None Identified. Status:
For the steppings...
Specification Update - Page 35
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_35_722c.png)
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_35_722c.png)
...: Due to Processor Livelock
Problem:
PREFETCH instruction execution after a split load and dependent upon ongoing store operations may cause unpredictable system behavior. Intel® Core™2 Extreme Quad-Core Processor QX6000Δ Sequence and
35
Intel® Core™2 Quad Processor Q6000Δ Sequence
Specification Update
Status:
For the steppings affected, see...
Specification Update - Page 38
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_38_700b.png)
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_38_700b.png)
... is reset during interrupt handling. This
38
Intel® Core™2 Extreme Quad-Core Processor QX6000Δ
Sequence and Intel® Core™2 Quad Processor Q6000Δ Sequence
Specification Update NMI (Non-Maskable Interrupt), Debug break (#DB), Machine Check (#MC), etc.)
Implication: Operating systems may observe a #GP fault being serviced before a higher priority Interrupt or...
Specification Update - Page 48
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_48_6c75.png)
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_48_6c75.png)
...;
Sequence and Intel® Core™2 Quad Processor Q6000Δ Sequence
Specification Update Status:
For the steppings affected, see the Summary Tables of Changes.
Status:
For the steppings affected, see the Summary Tables of Store to the LBR_TO value. the amount by another thread performs cacheable write to the same address the first load may incorrectly set the LBR_FROM...
Specification Update - Page 49
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_49_3b86.png)
![](/manualimages/0/2/intel-bx80562q6600-specification-update-5ecfbb6_49_3b86.png)
... of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3: System Programming Guide. AK84. Single Step Interrupts with 16 Bit Operand Size Will Leave Bits 63:16 of the Destination Register Unmodified
Problem:
Moves to/from control registers are actually supported. Status:
For the steppings affected, see the Summary Tables of Changes. A MOV Instruction from CR8...
Intel BX80562Q6600 Reviews
Do you have an experience with the Intel BX80562Q6600 that you would like to share?
Earn 750 points for your review!
We have not received any reviews for Intel yet.
Earn 750 points for your review!